Effects of Positive and Negative Stresses on III-V MOSFETs With Al2O3 Gate Dielectric

نویسندگان

  • N. Wrachien
  • A. Cester
  • Y. Q. Wu
  • Peide D. Ye
  • E. Zanoni
  • G. Meneghesso
چکیده

We subjected III–V InGaAs MOSFETs to positive and negative gate stresses. The stress polarity strongly affects the degradation kinetics of the gate current. Positive stress features a remarkable increase of the gate current, a net negative trapped charge, a large telegraphic noise, and soft breakdown, before the occurrence of the final catastrophic breakdown. Negative stress features only positive trapped charge until the hard breakdown.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Processing and Characterization of III–V Compound Semiconductor MOSFETs Using Atomic Layer Deposited Gate Dielectrics

We demonstrate III–V compound semiconductor (GaAs, InGaAs, and GaN) based metal-oxide-semiconductor field-effect transistors (MOSFETs) with excellent performance using an Al2O3 high-permittivity (high-k) gate dielectric, deposited by atomic layer deposition (ALD). These MOSFET devices exhibit extremely low gate-leakage current, high transconductance, high dielectric breakdown strength, a high s...

متن کامل

A High-Frequency Transconductance Method for Characterization of High-k Border Traps in III-V MOSFETs

A novel method that reveals the spatial distribution of border traps in III-V MOSFETs is presented. The increase in transconductance with frequency is explored in a very wide frequency range (1Hz to 70 GHz) and a distributed RC network is used to model the oxide and trap capacitances. An evaluation of vertical InAs nanowire MOSFETs and surface-channel InGaAs MOSFETs with Al2O3/HfO2 high-κ gate ...

متن کامل

A High-Frequency Transconductance Method for Characterization of High-k Border Traps in III-V MOSFETs

A novel method that reveals the spatial distribution of border traps in III-V MOSFETs is presented. The increase in transconductance with frequency is explored in a very wide frequency range (1Hz to 70 GHz) and a distributed RC network is used to model the oxide and trap capacitances. An evaluation of vertical InAs nanowire MOSFETs and surface-channel InGaAs MOSFETs with Al2O3/HfO2 high-κ gate ...

متن کامل

A High-Frequency Transconductance Method for Characterization of High-k Border Traps in III-V MOSFETs

A novel method that reveals the spatial distribution of border traps in III-V MOSFETs is presented. The increase in transconductance with frequency is explored in a very wide frequency range (1Hz to 70 GHz) and a distributed RC network is used to model the oxide and trap capacitances. An evaluation of vertical InAs nanowire MOSFETs and surface-channel InGaAs MOSFETs with Al2O3/HfO2 high-κ gate ...

متن کامل

III-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled by top-down nanowire release process: Experiment and simulation

III-V-on-nothing (III-VON) metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally demonstrated with In0.53Ga0.47As as channel and atomic layer deposited Al2O3 as gate dielectric. A hydrochloric acid based release process has been developed to create an air gap beneath the InGaAs channel layer, forming the nanowire channel with width down to 40 nm. III-VON MOSFETs with c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016